- Question : (TCO #3) Which interrupt is non-maskable?
Student Answer: Software interrupt (SWI)
Interrupt from a device connected to IRQ pin of HCS12 microcontroller
Both A and B
Interrupt by multiple devices connected to IRQ pin of HCS12 microcontroller Comments: - Question : (TCO #3) Which of the following interrupts has the highest priority?
Student Answer: TCNT timer overflow
SCI0
ATD0
ATD1 Comments: - Question : (TCO #3) Which selection is connected to the reset module in the HCS12 microcontroller?
Student Answer: Reset pin
ADC0
ADC1
None of the above Comments: - Question : (TCO #3) Which bit can mask a maskable interrupt?
Student Answer: S bit
Z bit
N bit
None of the above Comments: - Question : (TCO #3) In the HCS12 microcontroller, the address range 0xFFFE – 0xFFFF in the interrupt vector table is assigned to which of the following?
Student Answer: Clock monitor fail reset
ATD0
Reset
COP failure reset Comments: - Question : (TCO #3) Freescale utilizes BDM to _.
Student Answer: check each instruction of a program individually
reset CPU by setting IRQ pin to high-level logic
check changes in memory and CPU register for each instruction execution
Both A and C Comments: - Question : (TCO #3) Watch dog timer is a utility that _.
Student Answer: can reset the microcontroller whenever a program locks up.
can catch errors due to memory corruption
makes sure that a program does go to an unintentional infinite loop sequence
Both A and B Comments: - Question : (TCO #3) When an interrupt occurs, _.
Student Answer: in one stage, the contents of the CPU move to RAM memory
the CPU finishes executing its current instruction before it starts running an interrupt thread
all interrrupts will be ignored if the I bit is zero
Both A and B Comments: - Question : (TCO #3) Which combination is an appropriate way of setting up the PORTJ interrupt to enabled?
Student Answer: Pin I of CCR = 0
Pin I of CCR = 1
Pin I of CCR = 1 and PIEJ7 = 1
Pin I of CCR = 0 and PIEJ6 = 0 Comments: - Question : (TCO #3) Which of the following interrupts has the highest priority immediately after a microcontroller reset?
Student Answer: Reset
XIRQ
COP
All have the same level of priority.
SOURCE: WWW.ROYALRESEARCHERS.COM
Havent found the Essay You Want?
We Can Help
The Essay is Written From Scratch for You
Order ready-to-submit essays. No Plagiarism Guarantee!
Note: All our papers are written from scratch by human writers to ensure authenticity and originality.
NEED HELP WRITING AN ESSAY
Tell us about your assignment and we will find the best writer for your project.
Get Help Now!ORDER AN ESSAY WRITTEN FROM SCRATCH at : https://royalresearchers.com/
